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Abstract—Reversible circuits find applications in many areas of 
Computer Science including Quantum Computation. This paper 
examines the testability of an important subclass of reversible 
logic circuits that are composed of k-wire controlled NOT (k-
CNOT with k   JDWHV $ UHYHUVLEOH N-CNOT gate can be 
implemented using an irreversible k-input AND gate and an 
EXOR gate. A reversible k-CNOT circuit where each k-CNOT 
gate is realized using irreversible k-input AND and EXOR gate, 
has been considered. One of the most commonly used Single 
Bridging Fault model (both wired-AND and wired-OR) has been 
assumed to be type of fault for such circuits. It has been shown 
that an (n+p)-input AND-EXOR based reversible logic circuit
with p observable outputs, can be tested for single bridging faults 
(SBF) using (3n + ňlog2pŉ + 2) tests.
Keywords-Reversible, k-CNOT, Irreversible gate, Bridging 
Fault,  Test Set
I. INTRODUCTION
Reversible circuits are classical counterparts of Quantum 
Circuits which are inherently reversible [1], [2]. It has manifold 
applications in low power CMOS quantum computing, 
nanotechnology, optical computing, computer graphics, DNA 
technology and cryptography. In quantum circuits, the unit of 
quantum information is a qubit, which can be either in a zero 
state (|0>) or a one state (|1>). It can also be in a state which is 
a superposition of these states, i.e. Į_!ȕ_!ZKHUHĮDQGȕ
are complex numbers called amplitudes so that |Į|2 + |ȕ|2 =1. 
Quantum computation can solve exponentially hard problems 
(ex. Prime Factorization) in polynomial time by exploiting the 
superposition.
Various physical realizations of quantum gates for ex. 
trapped ion technology, Nuclear Magnetic Resonance (NMR), 
photons and non-linear optical media, cavity-quantum electro-
dynamic devices, spin of electrons in semiconductor, have been 
reported. This paper investigates testability of reversible k-
CNOT circuits (k   ZKHUH HDFK N-CNOT gate has been 
realized using an irreversible k-input AND and an EXOR gate. 
As these gates are classical irreversible gates, a reversible k-
CNOT circuit can be realized in silicon (for ex. CMOS). The 
fault model assumed is single Bridging Fault model where two 
adjacent lines can be physically shorted giving rise to wired-
AND and wired-OR fault. However, as actual implementation 
of reversible circuits is unknown, the feasibility of the bridging    
fault model is yet to be established.
Though testability of reversible circuits has been reported 
in literature, the possible implementation of such circuits has 
not been considered. Testing of reversible logic circuits for 
Single and Multiple stuck-at faults has been investigated [3]. 
Universal Testability of k-CNOT circuits for stuck-at faults has 
also been addressed [4]. Polian et al [5] have proposed four 
new fault models namely single missing gate, multiple missing 
gate, partial missing gate and repeated missing gate fault 
models and investigated testability of reversible logic circuits 
under these faults. Zhong et al [6] have proposed a new fault 
model, crosspoint fault model for reversible circuits and given 
a heuristic method for test generation. Rahaman et al [7] have 
investigated the problem of bridging fault testing in reversible 
circuits. Universal Testability for input bridging faults has also 
been reported [8].
This paper is organized as follows. The assumed Single 
Bridging Fault (SBF) model has been elaborated in Section II. 
The AND-EXOR based realization of reversible k-CNOT 
circuit has been outlined in Section III. Section IV illustrates 
the test set generation procedure. Section V concludes the 
paper.
II. FAULT MODEL
Bridging Faults are caused by physical shorts between two 
(or more) signal lines. All the lines involved in a bridging fault 
have the same logic value. Only Single Bridging Fault (SBF) 
between any pair of lines has been considered and it has been 
assumed that only a single pair of lines is faulty at any time. 
The logical effect of such a fault may be of classical AND or 
OR type, as described in Fig.1 and Table 1. Thus, a single 
bridging fault between two lines in a reversible circuit can be 
tested by an input vector t if and only if the affected lines are 
driven by opposite logic values and that error is propagated to 
an observable output of the circuit.
Fig. 1: Bridging Fault between two lines x and y
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TABLE I: Logical Effect of Bridging Faults
Input Values AND Bridging OR Bridging
x y zx zy zx zy
0 0 0 0 0 0
0 1 0 0 1 1
1 0 0 0 1 1
1 1 1 1 1 1
III. AND-EXOR BASED REALIZATION
A reversible k-CNOT gate can be realized by an 
irreversible k-input AND gate and an EXOR gate as shown in 
Fig.2. In this paper, we consider only those reversible circuits 
which are composed of k-CNOT gates where k $-CNOT 
gate is a simple NOT gate and it can be realized from a 1-
CNOT gate where the control input is set to logical 1. By 
synthesizing the 0-CNOT gates from 1-CNOT gates any k-
CNOT circuit can be converted to a circuit where k 
Fig. 2: Realization of a reversible k-CNOT gate
A reversible k-CNOT circuit is composed by first defining 
the input/output wires from the reversible function 
specification, and then concatenating reversible gates to some 
subset of the wires of the circuit. This gives the notion of levels 
in the circuit; the inputs are at level 0 and the outputs of any 
gate are at one plus the highest level of any of its inputs. The 
maximum level is d which is equal to the number of gates in 
the circuit. Consider the reversible circuit shown in Fig. 3. It 
has two types of inputs, i.e. xis (1 i n) which are transmitted 
unchanged and cjs (1  j  p) which are acted upon by the 
EXOR gates to produce the outputs fjs (1  j p) which are 
assumed to be the only observable outputs of the circuit. In this 
example, n = 7 and p = 3. It can be observed that each fj
realizes a positive polarity Reed-Muller (PPRM) expression 
with n inputs and it consists of only positive product terms (as 
k 
2n-1
fj(x1, x2, …., xn) = aiµi (1)
i=0
where ai ࣅ {0, 1} and
µi = xn
en xn-1
en-1 ….. x2
e2 x1
e1 = ࢄ k=1n xkek where ek ࣅ {0, 1} 
such that enen-1…e2e1 is a binary number which equals i. 
Moreover, xi
0 = 1 and xi
1 = xi.     denotes summation over 
GF(2), the Galois Field of two elements.
Fig. 3: A Reversible k-CNOT circuit with n=7 and p=3
The functions realized by the circuit shown in Fig.3 are as 
follows (f1 is not shown in Fig. 3).
f1(x1, x2, x3, x4, x5, x6) = x1 x2 x4 x5 x1x2 x1x2x3
x1x5 x2x6 x3x4 x3x5 x1x2x4 x1x2x3x4x5 (2)
f2(x3, x4, x5, x6, x7) = x3x4 x4x7         x5x6x7 x3x4x5x6x7 (3)
f3(x3, x4, x5, x6, x7) = x6x7 x5x6x7 x3x4x5 (4)
The AND-EXOR based realization of a generic reversible 
k-CNOT circuit is shown in Fig.4.
IV. TEST SET GENERATION
Any two lines hi and hj in the circuit may be shorted resulting 
in either AND ((hihj)*) or OR ((hihj)+) bridging fault. Let Nk(xi)( 
Nk(xixj)) denote the number of AND gates  to which xi(xixj) is 
an input in the output fk, where, 1 NS. Nk(xi U xj) denotes 
number of AND gates to which xi or xj are inputs in fk.
Nk(xi U xj) = Nk(xi) + Nk(xj) - Nk(xixj) (5)
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Fig. 4: AND-EXOR Realization of a k-CNOT circuit
The AND-EXOR based circuit has (n+p) controllable 
inputs (xis for 1 LQ and cjs for 1 MS) and p observable 
outputs (fks for 1  k S). In this paper, xis and its fan-out lines 
and ais and its fan-out lines are not distinguished. Any fault 
which occurs on these lines has to be propagated to one of the 
observable outputs, i.e. fks. There are four types of bridging 
faults that may occur in the circuit:
1 Faults inside EXOR gates.
2 Bridging Fault between any xi and xj, i.e. (xixj)* and 
(xixj)+.
3 Intra-level Bridging Fault in the EXOR part. 
4 Bridging Fault between any ai and aj, i.e. (aiaj)* and 
(aiaj)+.
A. Detecting Faults inside EXOR gates
An EXOR gate can be realized in many ways. Irrespective of 
its implementation, any fault which occurs inside EXOR gate 
can be detected at observable output fis if each EXOR gate is 
tested exhaustively, i.e. applying all four patterns to each 2-
input EXOR gate. All EXOR gates in an AND-EXOR based 
k-CNOT circuit with (n+p) inputs can be tested for this fault 
with a test set T1. The size of the test set T1 is four irrespective 
of n and p. The test set T1 is shown below.
T1 c1 c2 ….. cp x1 x2 ….. xn
t1 0 0 ….. 0 0 0 ….. 0
t2 0 0 ….. 0 1 1 ….. 1
t3 1 1 ….. 1 0 0 ….. 0
t4 1 1 ….. 1 1 1 ….. 1
B. Detecting (xixj)*
Let Ai be the subset of input variables which are inputs to an 
AND gate whose output is ai (see Fig. 4) and cardinality of Ai
(number of variables in Ai) is |Ai|. Consider an AND gate with 
minimal |Ai| and its input variables xi ࣅ Ai. Generate a test 
pattern ti such that ai(ti) = 1 and xj=0 ׊ xj ב Ai. ti detects any 
BF (xixj)* where xi ׻ Ai and xj ב Ai since the output changes 
from ‘1’to ‘0’ when the fault occurs. Test pattern ti divides the 
set of input variables X = {x1x2…xn} into two subsets Ai and Ãi 
= X – Ai as shown in Fig. 5. Now the BFs to be detected are 
(xrxs)* and (xuxv)* , xr, xs ׻ Ai for all r  s and xu, xv ࣅ Ãi for all u Y. 
Fig. 5: Binary Tree
The process of test generation is carried out by considering 
minimal subset of variables Ar ؿ i such that (xrxs)* are 
detected for all xr ׻ Ar and for all xs ׻ Ãr = Ai – Ar. This is 
accomplished by considering an AND gate with Ar as its 
subset of inputs (and if required some other variables from Ãi)
such that the output of this AND gate aj(tj) = 1 for a test vector 
tj and aj(tj) = 0 if there is a bridging fault (xrxs)* for all xr ׻ Ar
and for all xs ׻ Ãr. Let’s name the test set so constructed as T2. 
The following example illustrates the construction of T2 for 
AND-EXOR based reversible circuit shown in Fig.3. 
Consider the expression for f1, eqn. (2). Let us select four 
minimal Ais, x1, x2, x4 and x5 from eqn. (2). The corresponding 
test cases are t1(1000000), t2(0100000), t3(0001000) and 
t4(0000100). Then consider the product term x3x4 from eqn. 
(3). The test case is t5(0011000). Similarly, the product term is 
x4x7 and test case is t6(0001001). These 6 test cases detect all 
(xixj)* faults. The corresponding binary tree is shown in Fig. 6. 
The test set T2 so constructed is shown below. As cis are don’t 
cares, they are not shown.
x1
x2
xn
a2
n
c1
c2
cp
f1
f2
fp
X
Ai Ãi = X – Ai
Ar Ãr = Ai – Ar Au Ãu = Ãi - Au
T2 x1 x2 x3 x4 x5 x6 x7
t1= 1 0 0 0 0 0 0
t2= 0 1 0 0 0 0 0
t3= 0 0 0 1 0 0 0
t4= 0 0 0 0 1 0 0
t5= 0 0 1 1 0 0 0
t6= 0 0 0 1 0 0 1
Fig. 6: Binary Tree for detection of (xixj)*
C. Detecting (xixj)+
To generate a test set for detection of (xixj)+, an [nXn] parity 
matrix P = {pij} will be constructed where the i
th row and the 
jth column correspond to the variables xi and xj, respectively 
and pij is given by
pij = 
where Nk(xixi)= Nk(xi), (see eqn.(5)). Please note that the P
matrix gives information on whether a variable xi is going to an 
even or an odd number of AND gates depending on pij being 
‘0’ or ‘1’.Similarly, it also gives information on every pair of 
variables xi and xj, whether they jointly go to an even or an odd 
number of AND gates. To detect a bridging fault, the fault 
should affect an odd number of gates so that its effect will 
result in a change of any fk. The generation of test patterns for  
is described below depending on various cases whether pii = 0 
or 1and pij = 0 or 1.
Case (a): pii =  1. Then, the test pattern 
t = (x1, x2, …. xi-1, xi, xi+1, …. xn) 
= (1 1 …. 1 0i 1 …. 1 1)                   (7)
detects (xixj)+, for all j L. Input set X is partitioned into {xi} 
and X-{xi}, and t ׻ T5 where T5 is constructed later. Test patterns 
for all variables xi ׻ X for which pii =  1 should be generated 
first before going to case (b) or case (c).
Case (b): pii =  0. If xk is such that pik =  1 then test pattern 
t = (x1, x2, ….xi,…. xk, …. xn) 
= (1 1 …. 1 0i 1 …. 1 0k 1….1 1)                                          (8)
detects (xixj)+ for all j  i, k since the number of AND gates 
enabled after bridging is equal to Nk(xi) - Nk(xixk)= odd. If Pkk = 
0, then the same test pattern detects (xkxj)+ for all j i,k. If Pkk
= 1, then it comes under case (a).
If case (a) and case(b) are not satisfied for a single variable or a 
number of variables, the test patterns for them will be 
generated as described in case (c).
Case (c): P = [0]. Find a sub function fi = f(x1, x2, .…., xi-1, 0, 
xi+1,…., xn) and the corresponding parity matrix P1 for this 
function. If P1 = [0] for f(X | xi = 0) for all xi, then consider P2 
for f(X | xi = xj = 0); If P2  [0] for some xi and xj, then the test 
patterns are generated as in case (a) and (b). If P2 = [0], for all 
xi = xj = 0, consider P3 for the case when three variables are set 
to 0 and so on.
Consider the circuit shown in Fig. 3 and equations (2), (3), (4).
Let’s name the test set so constructed as T3. The Nk(xixj) values 
are shown below.
Nk(xixj) f1 f2 f3 Nk(xixj) f1 f2 f3
N(x1x1) 6 0 0 N(x3x4) 2 2 1
N(x1x2) 4 0 0 N(x3x5) 2 1 1
N(x1x3) 2 0 0 N(x3x6) 0 1 0
N(x1x4) 2 0 0 N(x3x7) 0 1 0
N(x1x5) 2 0 0 N(x4x4) 4 3 1
N(x1x6) 0 0 0 N(x4x5) 1 1 0
N(x1x7) 0 0 0 N(x4x6) 0 1 0
N(x2x2) 6 0 0 N(x4x7) 0 2 0
N(x2x3) 2 0 0 N(x5x5) 3 2 2
N(x2x4) 2 0 0 N(x5x6) 0 2 1
N(x2x5) 1 0 0 N(x5x7) 0 2 1
N(x2x6) 0 0 0 N(x6x6) 0 2 2
N(x2x7) 0 0 0 N(x6x7) 0 2 2
N(x3x3) 4 2 1 N(x7x7) 0 3 2
x1 x2 x3 x4 x5 x6 x7
x1 x2 x3 x4 x5 x6 x7
x2 x3 x4 x5 x6 x7
x4
x3x5x6x7
x5 x3x6x7
x3 x6x7
x7 x6
x1 x2 x3 x4 x5 x6 x7
t1
t2
t3
t4
t5
t6
1  if any of Nk(xixj) is odd for 1 NS
0, otherwise                                       (6)
The parity matrix P is shown below. 
P x1 x2 x3 x4 x5 x6 x7
x1 0 0 0 0 0 0 0
x2 0 0 0 0 1 1 0
x3 0 0 1 1 1 1 1
x4 0 0 1 1 1 1 0
x5 0 1 1 1 1 1 1
x6 0 0 1 1 1 0 0
x7 0 0 1 0 1 0 1
As p33 = p44 = p55 = p77 = 1, we construct four test patterns 
from case (a). The test patterns are: t1(1101111), t2(1110111), 
t3(1111011) and t4(1111110). Then consider that p66 = 0 and p65
= 1, add t5(1111001) (case (b)). No more test case can be 
derived using case (a) or case (b). Now (case(c)), set x1=0, and 
obtain f’ks as follows:
f’1 = x2 x4        x5 (9)
f’2 = x3x4 x4 x7 x5 x6 x7 x3 x4 x5 x6 x7 (10)
f’3 = x6x7 x5x6x7  x3 x4 x5 (11)
The Nk(xixj) values and corresponding P1 matrix are shown 
below.
Nk(xixj) f1 f2 f3 Nk(xixj) f1 f2 f3
N(x2x2) 1 0 0 N(x4x4) 1 3 1
N(x2x3) 0 0 0 N(x4x5) 0 1 1
N(x2x4) 0 0 0 N(x4x6) 0 1 0
N(x2x5) 0 0 0 N(x4x7) 0 2 0
N(x2x6) 0 0 0 N(x5x5) 1 2 2
N(x2x7) 0 0 0 N(x5x6) 0 2 1
N(x3x3) 0 2 1 N(x5x7) 0 2 1
N(x3x4) 0 2 1 N(x6x6) 0 2 2
N(x3x5) 0 1 1 N(x6x7) 0 2 2
N(x3x6) 0 1 0 N(x7x7) 0 3 2
N(x3x7) 0 1 0
P1 x2 x3 x4 x5 x6 x7
x2 1 0 0 0 0 0
x3 0 1 1 1 1 1
x4 0 1 1 1 1 0
x5 0 1 1 1 1 1
x6 0 1 1 1 0 0
x7 0 1 0 1 0 1
In P1, as the first entry p11=1, from case (a) we derive test 
pattern t6(0011111). The test set T3 consists of 6 test cases as 
shown below. The binary tree so formed is shown in Fig.7.
T3 x1 x2 x3 x4 x5 x6 x7
t1= 1 1 0 1 1 1 1
t2= 1 1 1 0 1 1 1
t3= 1 1 1 1 0 1 1
t4= 1 1 1 1 1 1 0
t5= 1 1 1 1 0 0 1
t6= 0 0 1 1 1 1 1
Fig. 7: Binary Tree for detection of (xixj)+
D. Detecting Intra-level Bridging Fault in the EXOR part
Consider a reversible k-CNOT circuit with p observable 
outputs as shown in Fig.3. Suppose the level of the circuit is d. 
The number of single intra-level bridging faults at a particular 
level is n(n-1)/2 and total number of intra-level SBFs is 
(d+1)*n(n-1)/2. Now consider two cases:
Case 1: p = 2k for some integer k  &RQVLGHU WKH ILUVW WHVW
pattern t1 = (111…1000…0) with n/2 consecutive 1s followed 
by n/2 consecutive 0s.The next test pattern is obtained by 
dividing each block of previous test pattern into two equal 
length strings of 0s and 1s till we get the last pattern tk as an 
alternating sequence of 0s and 1s (see Fig. 8). Clearly k = log2p
and these k vectors detect all intra-level SBFs at level 0.
x1 x2 x3 x4 x5 x6 x7
x1 x1 x2 x4 x5 x6 x7
x4 x1 x2 x5 x6 x7
x5
x1x2x6x7
x7 x1x2x6
x6 x1x2
x1 x2
x1 x2 x3 x4 x5 x6 x7
3 t1
t2
t3
t4
t5
t6
Case 2: Let us assume that 2(k-1) < p < 2k. We concatenate (2k –
p) bits to p bits and we apply the procedure as in Case 1. At the 
end, we delete the additional bits from each test pattern. Let’s 
assume the test set so constructed is T4. Hence, size of T4 is ňlog2pŉ.
Fig. 8: Test generation for SBFs in EXOR part
Consider the k-CNOT circuit as shown in Fig.3. As p =3, we 
apply case (2) and get two patterns t1 (110) and t2 (101). Now, 
these 2 patterns detect all SBFs at level 0. If we set X = 
(x1x2…xn) = (00…0), t1 and t2 are transmitted unchanged across 
all levels. Hence, t1 and t2 detects all intra-level SBFs in the 
EXOR part.
T4 c1 c2 c3 x1 x2 x3 x4 x5 x6 x7
t1 1 1 0 0 0 0 0 0 0 0
t2 1 0 1 0 0 0 0 0 0 0
E. Detecting (aiaj)* and (aiaj)+
Consider the test set T5 shown below. The size of T5 is n.
T5 c1 c2 c3 x1 x2 x3 x4 x5 x6 x7
t1 d d d 0 1 1 1 1 1 1
t2 d d d 1 0 1 1 1 1 1
t3 d d d 1 1 0 1 1 1 1
t4 d d d 1 1 1 0 1 1 1
t5 d d d 1 1 1 1 0 1 1
t6 d d d 1 1 1 1 1 0 1
t7 d d d 1 1 1 1 1 1 0
where d ׻{0, 1}. Clearly T5 detects all (aiaj)* and (aiaj)+.Hence 
the theorem.
Theorem 1: All single bridging faults (SBFs)(as assumed) in a 
reversible (n+p)-input AND-EXOR based k-CNOT circuit with
p observable outputs, can be detected by a test set T where,
T = T1 U T2 U T3 U T4 U T5.
Now, consider the construction of T2. Please note that, every 
time a new test pattern is generated, the parent subset gets 
divided into non-empty subsets of smaller size (one of the 
subsets possibly a single element subset), such that the 
bridging between inputs from different subsets are detected. 
Every time a new test pattern is generated, the binary tree is 
expanded as in Fig. 5. The process of test generation is carried 
out until all the pendant vertices in Fig. 5 are input variables. 
Since every test pattern generates a new branch or branches, in 
the worst case every internal node of the tree corresponds to a 
test pattern. The number of internal nodes is (n-1) for a binary 
tree with n pendant vertices and we have for the number of 
test patterns required to detect all (xixj)* s. Hence, |T2| n-1). 
Similarly it can be shown that |T3| n-1). The upper limit of 
number of test patterns required to detect all SBFs in a 
reversible k-CNOT circuit can be calculated by summing up 
the sizes of Tis. 
|T|  _T1| + |T2| + |T3| + |T4| + |T5| 4 + (n-1) + (n-1) + ňlog2pŉn3n + ňlog2pŉ + 2
Theorem 2: All single bridging faults (SBFs)(as assumed) in a 
reversible (n+p)-input AND-EXOR based k-CNOT circuit with 
p observable outputs, can be detected by 3n + ňlog2pŉ + 2
tests.
V. CONCLUSION
In this paper, we have described a simple method for 
generating a minimal test set for detecting all single bridging 
faults in an AND-EXOR based reversible k-CNOT circuit. It 
is observed that the property of reversibility simplifies the test 
generation problem significantly. Detection of multiple 
bridging faults (both feedback and non-feedback) in AND-
EXOR based reversible k-CNOT circuits would require 
further investigation.
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